verilator/test_regress/t/t_enum_x_bad.v

19 lines
367 B
Systemverilog
Raw Normal View History

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2009 by Wilson Snyder.
module t (/*AUTOARG*/);
enum bit [1:0] { BADX = 2'b1x } BAD1;
enum logic [3:0] { e0 = 4'b1xx1,
e1
} BAD2;
initial begin
$stop;
end
endmodule