// DESCRIPTION: Verilator: Large test for SystemVerilog
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2012.
// Contributed by M W Lund, Atmel Corporation.
// **** Set simulation time scale ****
`timescale 1ns/1ps
