forked from github/verilator
10 lines
255 B
Plaintext
10 lines
255 B
Plaintext
|
// DESCRIPTION: Verilator: Verilog Test module
|
||
|
//
|
||
|
// This file ONLY is placed into the Public Domain, for any use,
|
||
|
// without warranty, 2019 by Stefan Wallentowitz.
|
||
|
|
||
|
`verilator_config
|
||
|
|
||
|
clocker -module "t" -var "clk*"
|
||
|
no_clocker -module "t" -var "data_in"
|