2006-09-01 16:53:14 +00:00
|
|
|
// $Id$
|
2006-08-26 11:35:28 +00:00
|
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
|
//
|
2006-09-01 16:53:14 +00:00
|
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
|
|
|
// without warranty, 2005 by Wilson Snyder.
|
2006-08-26 11:35:28 +00:00
|
|
|
|
|
|
|
|
module t (/*AUTOARG*/);
|
|
|
|
|
|
|
|
|
|
wire foo;
|
|
|
|
|
wire bar;
|
|
|
|
|
|
|
|
|
|
// Oh dear.
|
|
|
|
|
assign foo = bar;
|
|
|
|
|
assign bar = foo;
|
|
|
|
|
|
|
|
|
|
endmodule
|
