Mario1159/RVSCC
1
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
RISC-V Simple Core Collection
23 Commits 3 Branches 0 Tags 356 KiB
SystemVerilog 79.3%
CMake 14.4%
Assembly 2.6%
C++ 2.1%
Dockerfile 0.8%
Other 0.8%
f3a6fe64c7
Go to file
Mario Romero f3a6fe64c7 Add tests
2022-12-02 21:22:28 -03:00
fw Update C toolchain 2022-11-28 04:54:18 -03:00
rtl Describe Register File 2022-12-02 21:22:13 -03:00
test Add tests 2022-12-02 21:22:28 -03:00
.gitignore Rename folder structure and update hexdump generator 2022-11-28 06:52:08 +00:00
README.md Update 'README.md' 2022-11-27 22:45:51 +00:00

README.md

5-Stage RISC-V pipelined processor with hazard detection