Mario1159/RVSCC
1
1
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Update 'README.md'
Some checks are pending
continuous-integration/drone/push Build is pending
Details

Browse Source
This commit is contained in:
Mario Romero 2023-03-31 21:54:01 +00:00
parent 45095dfd15
commit 7fc42625f4
1 changed files with 9 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
README.md
View File

@ -1,12 +1,13 @@
# RISC-V Simple Core Collection ---
Collection of SystemVerilog RV32I cores and modules gitea: none
title: hello
include_toc: true
---
[![License: LGPL v3](https://img.shields.io/badge/License-LGPL_v3-blue.svg)](https://www.gnu.org/licenses/lgpl-3.0)
## Table of contents # RISC-V Simple Core Collection
- [Features](#features)
- [Directory structure](#directory-structure) Collection of SystemVerilog RV32I cores and modules
- [Requirements](#requirements)
- [Build](#build)
- [Tests](#tests)
## Features ## Features
- Single cycle processor - Single cycle processor