---
title: RVSCC: RISC-V 5-Stage Pipelined Processor
category: projects
---
Pametrizable design of a processor implementing the RV32I ISA in SystemVerilog with an N-Way memory
cache using CMake integration for instruction loading in C or RISC-V Assembly.